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ABSTRACT
Ameen Beshari, Tarek A. PhD, Purdue University, May 2018. Experimentally Validated Quantum Transport Models For Tunneling Devices Based On Novel Materials
. Major Professor: Gerhard Klimeck.
The desire to reduce the power consumption of consumer electronics has driven
the semiconductor industry to seek smaller transistors and to operate them at lower
supply voltages. A reduction in the transistors dimensions by a certain fraction can
reduce the power consumption by the same amount, for a specific operation speed.
The semiconductor industry employs a 14nm feature size for its latest technology
node and is pushing it down to 10nm. Moreover, reducing the supply voltage can also
significantly lower the power consumption. However, the limit on the supply voltage
is set by the threshold voltage, which is more than 0.6V given the fundamental limit
of 60mV/dec for MOSFETs. Further reduction in supply voltage and consequently
power consumption can be achieved with tunneling transistors that can overcome this
limit. Tunneling transistors, however, face challenges with low ON current leading to
slow performance. The ON current can be boosted by reducing the tunneling distance,
either with a tight gate control in 2D materials or with internal piezo-polarization
in nitrides. An accurate prediction of the performance of such nanoscale tunneling
devices is obtained from experimentally validated quantum transport simulations.
Two practical aspects have been added for a realistic prediction; incomplete ionization
of doping and scattering effects on confined states in hetero-structures. Such additions
have led to better agreements with relevant experimental measurements. The models
have been employed to propose likely candidates towards future low power tunneling
transistors based on novel materials and designs.
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1. INTRODUCTION
1.1

The Building Block for Semiconductor Systems.
The semiconductor industry is one of the largest and fast growing industries.

According to the world semiconductor trade statistics (WSTS) [2], the annual revenue,
total sales, of semiconductor industry in 2017 is 386.9 billion dollars and is expected
to reach 436 billion dollars in 2018, see Fig. 1.1.

Fig. 1.1. The annual world revenue (total sales) of semiconductor industry
in billion dollars over the last decade. The revenue in 2017 is 386.9 billion
dollars and it is expected to reach 436 billion dollars in 2018. The data
used to generate this figure is reported by the world semiconductor trade
statistics (WSTS) [2].

With such large revenue and being an enabler for larger economy chains (i.e.
electronic systems), the semiconductor industry influences 10% of the world GDP [2].
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The transistor is the essential basic building block for semiconductor devices and
circuits and is at the heart of this enormous industry and continuous improvements
of transistors in terms of speed and power consumption is essential for the stability
and growth of the semiconductor industry as well as the dependent economies.
The transistor is used to amplify or switch electronic signals, during this thesis,
I will be mainly focused on the transistor as a switch rather than an amplifier. The
main goal of my proposal is to help the semiconductor industry design better switches
either by improving the design tools and modeling theory or improve targeted future
designs of novel transistors. The needed improvements in transistors performance
have driven the semiconductor industry to push for smaller transistors reaching 14nm
in the latest technology node while development is ongoing for 10nm technology.
As shown in Fig. 1.2, a schematic of the transistor, it has three terminals, source
(S), drain (D), and gate (G). The source and drain are heavily doped P (or N) and the
channel beneath the gate is either intrinsic or has an opposite doping type to source
and drain. Supply voltage VDD is applied to the drain and current flows between
source and drain. The amount of current is controlled by the gate. Applying the
right amount and polarity of gate voltage creates a channel between the source and
drain. The minimum amount of voltage for a reasonable current to flow is called the
threshold voltage VT .
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Fig. 1.2. A schematic of the transistor, it has three terminals, source
(S), drain (D), and gate (G). Supply voltage VDD is applied to the drain
and current flows between source and drain. The amount of current is
controlled by the gate.

As shown in Fig. 1.3, the current increases exponentially with the gate voltage in
the region with voltage below the threshold voltage (sub threshold). However, beyond
the threshold voltage, the current has a linear dependence on the gate voltage for
nano-transistors.
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Fig. 1.3. The typical transfer characteristicsId −VG of a transistor. At zero
gate voltage, VG = 0, the leakage current is called the OFF current IOF F ,
while applying the supply voltageVDD results in the maximum possible
current, or the ON current ION . The threshold voltage VT sparate the
region where the current depends exponentially on the gate voltage from
the region where the current depends linearly on the gate voltage.

There are three key transistor metrics that I am going to mention often as the
thesis progresses, the static power consumption Ps , the dynamic power consumption
PD , and the delay τ . For a single transistor, these three performance parameters are
given by
Ps = IOF F VDD ,

(1.1)

2
PD = f cg Lg VDD
,

(1.2)

τ=

cg Lg VDD
,
ION N

(1.3)

where f is the operating clock frequency of the circuit, cg is the gate capacitance per
unit area, and Lg is the gate physical length. Although equations (1.1 to 1.3) are
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only for one transistor they can still be a measure for the entire chip. It has always
been desirable to reduce these three parameters as much as possible. And it is clear
from equations (1.1 to 1.3) that the critical design parameters are the gate length
and supply voltage. Reducing Lg and VDD help reduce and delay significantly. This
is true for VDD as long as the ON current is still in the linear regime and the gate
voltage above the threshold. Below threshold, the On current reduces exponentially
with supply and it has devastating effects on the delay. Henceforth, reducing the
supply voltage is limited by the threshold voltage.

Fig. 1.4. The historical and projected length and supply scaling data.
The length has been scaling smoothly on an exponential scale while the
voltage scaling has almost saturated after the year 2000. The state of
the art is the FinFET 14nm technology which has a physical gate length
14nm and operates with a minimum supply of 0.6V [3]. The data has
been collected from [4, 5].
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The desire for smaller delay and power consumption has pushed the semiconductor industry to scale down the transistor size and supply voltage since the early
beginnings of the industry. As shown in Fig. 1.4, the size or length scaling has always
followed an exponential trend, but voltage scaling has almost saturated around the
year 2000. For Intel chips, the recommended operating voltage has been around 1V
for high performance modes since the year 2000. And the minimum operating voltage for low power (lower frequency) reliable performance is 0.6V [3]. The state of
the art is the FinFET 14nm technology which has a physical gate length 14nm and
operates with a minimum supply of 0.6V. The FinFET structure, as shown in Fig.
1.5, has a tighter gate control than the conventional planar structure which make
it more immune to short channel effects. At the time of writing the thesis (March
2017), Samsung has announced that it has already started mass production using the
next technology node, 10nm, during 2016, at the same time Intel and TSMC have
moved from development to trial production phase of the 10nm node. Although the
top semiconductor companies have been pushing aggressively towards smaller length
scales, they are still stuck at the supply voltage bottleneck of a minimum voltage of
0.6V.

Fig. 1.5. 3D schematic of a finFET. The finFET structure has the gate
surrounding the channel from three directions which offers a much tighter
gate control than the planer structure.
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But why is it so hard to scale the voltage below this value, what is the origin of
this bottleneck? and do we have any available solutions or methods to overcome this
challenge? In the next chapter, I am going to discuss this supply scaling bottleneck.
I am going to show that this bottleneck arises from the fundamental limit on the
MOSFET sub-threshold swing (SS) and I am going to show that tunneling field
effect transistors (TFETs) have the potential to solve this problem.
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2. TUNNELING FIELD EFFECT TRANSISTORS
2.1

The Need for TFETs
Metal-Oxide-Semiconductor Field-Effect-Transistors (MOSFETs) have been the

workhorse of most modern-day electronics. Although aggressive size scaling of MOSFETs have ushered in an era of ultra-fast miniature electronics, the advantages of
scaling are fast disappearing as MOSFETs enter the sub-20 nm regime. In stateof-the-art MOSFETs, direct source to drain tunneling through the channel potential
barrier degrades the OFF-state current and causes excessive power dissipation [6].
Tunnel FETs (TFETs) have been proposed to be energy-efficient alternatives to the
MOSFET that can reduce the supply voltage (VDD ) and satisfy the low power requirements in integrated circuits [7, 8].
As I have mentioned in the previous chapter that MOSFET can not operate in
practice with a supply below 0.6V. This is due to the high threshold voltage originating from the limit on how steep can the MOSFET be. At room temperature the
MOSFET can not be steeper than SS = 60mV /dec, which means that at maximum
we can increase the current ten folds per 60mV increase at voltage, This results in a
practical lower limit on the supply voltage. This limit is the slope of Fermi tail in the
source or the occupation of states in the source. At tightest gate control and most
efficient channel band movement with respect to the gate, as shown in Fig. 2.1a,
we can increase current injection from the source with this rate of 60mV/dec, while
in practice semiconductor capacitance Cd and other non ideal capacitances Cni like
ni
interface defects and traps can degrade this sub threshold slope S.S = 60(1 + CdC+C
).
ox

One way to overcome this limit is to use TFETs instead of MOSFETs. In MOSFETs,
both source and drain have same doping and the channel has opposite doping. The
gate lower the channel barrier allowing carriers injection from the source as shown in
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Fig. 2.1. While for TFETs, the source and drain have opposite doping which results
in a band to band tunneling energy band diagram as shown in Fig. 2.1b. The gate
voltage pushes the channel’s conduction band lower which opens a tunneling window
for carriers to tunnel from source to channel. The maximum increase we can obtain
in the current per gate gate voltage increase is a decade per few mVs which is much
larger than MOSFET as shown in Fig. 2.1c.
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Fig. 2.1. a) A schematic diagram of the MOSFET structure and the
associated energy band diagram. Both source and drain have same doping
and the channel has opposite doping. The gate lower the channel barrier
allowing carriers injection from the source. The maximum increase we can
obtain in the current per gate voltage increase is one decade per 60mV
at room temperature due to the slope of the Fermi tail. b) A schematic
diagram of the TFET structure and the associated energy band diagram.
Source and drain have opposite doping which result in a band to band
tunneling energy band diagram. The gate voltage pushes the channel’s
conduction band lower which opens a tunneling window for carriers to
tunnel from source to channel. The maximum increase we can obtain in
the current per gate gate voltage increase is a decade per few mVs which
is much larger than MOSFET. c) An Illustrative I-V of MOSFET and
TFET, TFET can be much steeper than MOSFET.
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2.2

The Challenge of Low ON Current
Although TFETs, in principle, provide a steep OFF to ON transition needed to

minimize power dissipation, the ON-currents of TFETs are quite low [?, ?]. Such low
ON current deteriorates the TFET’s operational speed and energy-delay product [9].
There are several solutions to the low ION challenge of TFETs [10]. ION depends
exponentially on Eg , m∗ , and the electric field F at tunnel junction (i.e. log(ION ) ∝
√
− m∗ Eg
). Hence, ION can be enhanced either by a) increasing F or by b) using a
F
channel material with optimum Eg and m∗ . As shown in Fig. 2.2, increasing the
electric field at the tunneling junction results in reducing the tunnelling distance
which can exponentially increases the tunneling current. A number of approaches
for increasing the electric field F were proposed before such as 1) atomically thin
2D channel materials that provide a tight gate control and small tunneling distance
[10–12], 2) dielectric engineering with high- and low-k spacers [13, 14], 3) internal
polarization in Nitrides [15].
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Fig. 2.2. a) Band diagram of a tunneling junction. Increasing the electric
field results in a reduction of the tunneling distance. b) Reducing the
tunneling distance increases the tunneling current exponentially.

Those techniques are going to be discussed throughout the thesis or the proposal
in more details. But I would like to first to mention the various ways of making
the tunneling junction since some of these ways need special treatment and model
development as I will show later.
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2.3

Ways to Make a Tunneling Junction
As shown in Fig. 2.3, there are three general ways we can use to build tunneling

junctions 1) chemical doping, 2) electrostatic doping, and 3) internal polarization
in wurtzite materials. For chemical doping, the tunneling distance is limited by
depletion width. Extreme tight gate control of nano-sized channels is necessary for
acceptable performance. The secon way is Internal polarization of Wurtzite materials
like Nitrides which can be used to build tunneling junctions in addition to chemical
doping. Internal polarization fields can be high and cause significant reduction in the
tunneling distance. The band bending can come fully from polarization or it can come
partially from polarization and partially from doping induced depletion. The third
and last way is electrostatic doping of extremely thin materials, tight gate control can
be used to electro-statically cause a band bending using proper gate voltage setup.
During my proposal I will emphasize more on the the first two types and less on the
third type. As I am going to show in this thesis, the available quantum transport
models by themselves are not enough to properly model the first two types of tunneling
junctions and additional method developments are needed. In the next chapters I will
discuss the issues related with Nitrides and how is that proper scattering treatment
is essential for studying these devices. Later, I am going to show that incomplete
ionization which has been ignored so far plays a significant role in determining the
performance of chemically doped devices and I am going to propose a method to
include such an important effect in quantum transport techniques.
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Fig. 2.3. b) Chemical doping can be used to make a tunneling junction,
tunneling distance is limited by depletion width. Extreme tight gate control of nano-sized channels is necessary for acceptable performance. b)
Internal polarization of Wurtzite materials like Nitrides can be used to
build tunneling junctions in addition to chemical doping. Internal polarization field are high and cause significant reduction in the tunneling
distance. The band bending can come fully from polarization or it can
come partially from polarization and partialy from doping induced depletion. 3) Electrostatic doping for extremely thin materials, tight gate
control can be used to electro-statically cause a band bending using proper
gate voltage setup.
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3. EQUILIBRIUM COUPLED TO NON-EQUILIBRIUM
MODEL
Several parts of this chapter were published in
• IEEE Transactions on Electron Devices
and they have been reprinted with permission from
• Tarek Ameen, Hesameddin Ilatikhameneh, Jun Z. Huang, Michael Povolotskyi, Rajib Rahman, and Gerhard Klimeck. ”Combination of Equilibrium and
Nonequilibrium Carrier Statistics Into an Atomistic Quantum Transport Model
for Tunneling Heterojunctions.” IEEE Transactions on Electron Devices 64, no.
6 Copyrights c (2017): 2512-2518.

3.1

Summary
This chapter discuss the development of a quantum transport model suitable to

tackle tunelling hetero-junctions. Tunneling hetero-junctions (THJs) usually induce
confined states at the regions close to the tunnel junction which significantly affect
their transport properties. Accurate numerical modeling of such effects requires combining the non-equilibrium coherent quantum transport through tunnel junction, as
well as the quasi-equilibrium statistics arising from the strong scattering in the induced quantum wells. In this work, a novel atomistic model is proposed to include
both effects: the strong scattering in the regions around THJ and the coherent tunneling. The new model matches reasonably well with experimental measurements of
Nitride THJ and provides an efficient engineering tool for performance prediction and
design of THJ based devices.
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3.2

Tunneling Hetero-Junctions
Tunneling hetero-junctions (THJs) are of great importance to many electronic

and opto-electronic applications. High performance tunnel transistors [15, 16], multijunction solar cells [17], resonant tunneling diodes [18], and light emitting diodes [19]
have all been improved by using THJs. A THJ is composed of heavily doped P and
N regions separated by another material with a smaller band gap (Eg ), as shown
in Figure (3.1). The combination of a large Eg substrate material and a small Eg
tunneling quantum well is desired in all of these mentioned applications, although for
different reasons. This paper is devoted to introducing a novel atomistic quantum
transport model developed to simulate and design THJ based devices.
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Fig. 3.1. Energy band diagram of a tunneling hetero-junction. The band
diagram corresponds to the InGaN/GaN tunneling diode reported in [20].
Reprint with permission from Ameen, Hesameddin Ilatikhameneh, Jun
Z. Huang, Michael Povolotskyi, Rajib Rahman, and Gerhard Klimeck.
”Combination of Equilibrium and Nonequilibrium Carrier Statistics Into
an Atomistic Quantum Transport Model for Tunneling Heterojunctions.”
IEEE Transactions on Electron Devices 64, no. 6 Copyrights c (2017):
2512-2518.

The challenge in developing an accurate model for THJs is that coherent quantum transport in the tunneling region (Non-equilibrium) needs to be combined with
quasi-equilibrium statistics arising from the strong scattering in the adjacent heavily doped regions. This multi-physics problem involves many physical processes that
need to be captured in this model properly and yet efficiently to be used as a predictive tool. These processes are: (1) quantum confinement effects, (2) band to band
tunneling, (3) heavy N and P doping and large charge densities that give rise to
strong electron-electron (e-e) scattering resulting in quasi-equilibrium, (4) scattering
induced broadening and filling of confined states in the quantum well, (5) strain in-
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duced deformation of band structure, (6) internal piezo- and pyro-electric polarization
in wurtzite materials (i.e. III-Nitrides).
A quantum transport method is essential to account for confinement effects and
tunneling processes properly, but including the strong e-e scattering in the heavily
doped P and N regions is not trivial and is computationally unfeasible. Such strong
scattering dominates the transport dynamics in the quantum well region and should
be taken into account. Koswatta et al. have studied the impact of electron-phonon
scattering on the performance of THJs using one band quantum transport simulations [21]. Later on, a full band atomistic electron-phonon scattering model considering the modified phonon spectra of a nanoscale device has been developed [22].
Neverthless, it has been concluded that the electron-phonon scattering by itself does
not completely thermalize the carriers in quantum wells [21]. In this work, we propose
an efficient model that accounts for the strong scattering in the heavily doped regions
and coherent quantum transport in the tunneling region. Trap assisted tunneling can
contribute to the current in cases of low quality with high defect density. Such effect
is beyond the scope of this paper and has been neglected.
The idea of combining thermalization and equilibrium statistics in non equilibrium
Green’s function (NEGF) was used to simulate resonant tunneling diodes (RTDs) and
supperlattices [23, 24] by partitioning the simulation domain to equilibrium (Eq) and
non-equilibrium (Neq) regions. Such a coupled Eq-Neq quantum transport model
was needed to explain experimental measurements of RTDs [23]. But this model [23]
does not work for band to band tunneling in which the tunneling boundaries vary
with energy and cannot be applied to THJs. Therefor a more sophisticated model
is proposed here for THJs. Current-voltage characteristics computed from this new
model is shown to agree well with experimental measurements [20] of Nitride THJs
over ballistic simulations.
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3.3

A Combined Equilibrium-Non-Equilibrium Model
Non-equilibrium Green’s function (NEGF) formalism is a well established and

widely accepted quantum transport approach [25, 26]. NEGF can capture accurately
the band to band tunneling (BTBT) in THJs. In addition to this, the inherent
quantum mechanics in NEGF is needed for confinement effects that exist in the
quantum well regions and, more generally, may arise from device geometry (i.e. in
a nanowire or an ultra thin body device). Given a certain potential distribution V
across the device, the retarded Green’s function (GR ) and the spectral function (A)
are given by [25, 26]


R
R −1
GR (K⊥ , E) = EI − H(K⊥ ) + qV − ΣR
,
s − Σd − Σsc

(3.1)



A(K⊥ , E) = i GR (K⊥ , E) − GR (K⊥ , E)† ,

(3.2)

where E, I, H, and K⊥ are the carrier energy, identity matrix, device Hamiltonian,
and the wave vector associated with periodicity in the transverse direction respecR
tively. ΣR
s and Σd are self-energies due to open boundaries of source and drain lead

respectively, while ΣR
sc is the self-energy due to different scattering mechanisms. All
of the self-energies are functions of (K⊥ , E) in general. The diagonal elements of the
spectral matrix (A) are the local density of states on individual atoms. The local
density of states in the device is calculated quantum mechanically in the framework
of a multi-band tight binding Hamiltonian. Depending on the nature of theses states,
they are either filled coherently or thermally. States that exist in regions with strong
scattering are filled with Fermi-Dirac statistics giving equilibrium free charge neq (r).
While states that exist in non equilibrium regions are filled coherently giving coherent
free charge ncoh (r).
Z
neq (r) =

dK⊥
2π

Z

dE
A(K⊥ , E)r,r fF D (E − Ef r )
2π

(3.3)

where fF D is the Fermi-Dirac distribution function and Ef r is the quasi-Fermi level
at position r.
Z
ncoh (r) =

dK⊥
2π

Z


dE  R
G (K⊥ , E)(fs Γs + fd Γd )GR (K⊥ , E)† r,r ,
2π

(3.4)
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where fs and fd are Fermi-Dirac occupations of (K⊥ , E) in source and drain, Γs and
Γd are source and drain broadening matrices Γ = i(Σ − Σ† ). These free charges are
input to the 3D finite-element Poisson equation which reads as follows :

→
−  →
−
→
−
→
−
∇ · −ε ∇V + P pyro + P piezo = ρ,

(3.5)

→
−
→
−
where V , ε, ρ, P pyro , and P piezo are the electrostatic potential, dielectric constant,
total charge (ionized doping plus free charge densities neq ,ncoh ), Pyro- and Piezoelectric polarization respectively. The Poisson equation is solved self consistently
with the Green’s function.
The tunneling current is calculated in the non-equilibrium region using
Z
Z
dK⊥
dE
T (K⊥ , E)(fs − fd ),
I=
2π
2π

(3.6)

where T is the transmission [26]. There are two critical points that need to be
uniquely treated for THJs; First, the boundary between what is considered equilibrium (or strong scattering) regions and what is considered non-equilibrium (or
coherent) region. Second, an efficient way to include scattering in the Green’s function.
A reasonable boundary between equilibrium and non-equilibrium (Eq-Neq) regions
can be deduced from band edges which are position and K⊥ dependent. Fig. 3.2 shows
a schematic diagram of the boundaries between equilibrium and non-equilibrium (EqNeq) regions. Source valence states and drain conduction states have frequent scattering events and are considered to be in quasi-thermal equilibrium due to high carrier
densities. While the band gap has low density of states and carriers can traverse it
predominantly by the band to band tunneling process, therefore the transport across
the gap is treated coherently (Neq). At each K⊥ , a band edge diagram as shown in
Fig. 3.2 is calculated along the transport direction, which is then used to determine
the boundaries between equilibrium and non-equilibrium domains at each energy E.
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Fig. 3.2. A schematic diagram showing the boundaries between equilibrium (Eq.) and non-equilibrium (Neq.) regions at different energy points
at a certain K⊥ . The white region is Neq. domain and the green dotted
regions are Eq. domains. Reprint with permission from Ameen, Hesameddin Ilatikhameneh, Jun Z. Huang, Michael Povolotskyi, Rajib Rahman,
and Gerhard Klimeck. ”Combination of Equilibrium and Nonequilibrium
Carrier Statistics Into an Atomistic Quantum Transport Model for Tunneling Heterojunctions.” IEEE Transactions on Electron Devices 64, no.
6 Copyrights c (2017): 2512-2518.

The second point is to include the inherent strong scattering in the equilibrium
regions via the scattering self-energy Σsc . The scattering in the heavily doped regions
has two significant effects on the tunneling process. First, it broadens the energies of
the confined states in the quantum well. Second, occupation of those states by charge
carriers, i.e. strong scattering leads to quasi-equilibrium which is assumed to result
in a Fermi-Dirac distribution. The broadening and filling of the quantum well states
induced by scattering play a significant role in determining how many carriers will tunnel from the P to the N region. The scattering can come from many sources; defects,
alloy, impurity, phonons, and (e-e) interaction. Except for the latter, the scattering
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mechanisms can be included either explicitly in the Hamiltonian to account for defects, random alloy, and impurities, or it can be included as a perturbation self-energy
in the case of electron-phonon interactions. Such scattering mechanisms complicate
the model, require more computational resources, and additional self consistent Born
loop between Green’s function and the self-energies. The amount of resources, time
and memory, required to include these scattering mechanisms in a formal way is quite
significant and can be orders of magnitude more than the model we are proposing. In
addition, the e-e scattering is not negligible due to the large density of charge arising
from the heavy doping. Furthermore, inclusion of the e-e scattering is not trivial
due to the many-body nature of these interactions. Moreover, there is no formal
scattering self-energy that leads to full thermalization in high carrier density regions.
Hence in this work, the scattering induced broadening η, Σsc = iη, of the states is
added explicitly to the on-site Hamiltonian elements in the equilibrium regions with
boundaries dependent on E and K⊥ as described earlier. Then the charge filling of
the equilibrium states is calculated using Fermi-Dirac statistics as shown in equation
(3.3). This broadening η is related to the energy relaxation time with a Heisenberg
uncertainty, η τ ≈ h̄2 . The energy relaxation time can be calculated from the carrier
mobility µ, as τ =

m∗ µ
,
q

where m∗ is the effective mass. Hence the broadening η is

given by
η≈

qh̄
.
2m∗ µ

(3.7)

Electrons and holes have different mobilities and consequently different broadening
ηc and ηv . In general, the energy dependent scattering rate, and consequently the
broadening η, is a function of the density of states. For simplicity ηc and ηv are
assumed to be energy independent for energies beyond the confined band-edges, and
to decay exponentially inside the band gap with the same factor as the density of
states.
ηgap = ηe−

|E−Ec/v |
∆

,

(3.8)

where ∆ is the band tail decay energy (Urbach energy). The model has been implemented in the Nanoelectronics Modeling tool NEMO5 [27–29].
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3.4

Results and Discussion
In order to verify the validity of the model, we have simulated the PN junction

reported in [20]. This PN junction is composed of a 6.4nm In0.33 Ga0.66 N quantum
well sandwiched within a GaN substrate. The P-GaN is Mg doped with a doping
concentration of NA = 1019 cm−3 and the N-GaN is Si doped with a concentration of
ND = 5 × 1018 cm−3 . The doping model considers incomplete ionization and the ionization energies of Mg and Si are about 0.17meV and 0.133meV respectively [30–32].
The Hamiltonian and self-energies in NEGF are constructed from sp3 nearest neighbor
tight-binding model [33]. The 3D Poisson’s equation is solved self consistently with
NEGF. The equation for the InGaN/GaN polarization coefficient is in the Appendix.
For heavily doped GaN and InN, the Urbach band tail energies are ∆GaN = 50meV
[34] and ∆InN = 28meV [35] at room temperature. The experimentally measured
2

electron and hole mobilities of GaN at such levels of doping are µn ∼ 60 cm
and µp ∼
Vs
2

3 cm
. These quantities can vary a bit depending on the quality of the sample and the
Vs
growth conditions [36–39]. These mobilities result in broadenings of ηc ∼ 1.5meV and
ηv ∼ 3meV . In addition to these η values, the device is simulated in two regimes; 1)
with a reasonably small broadening of ηc = ηv = 1meV and 2) with a reasonably large
broadening of ηc = ηv = 10meV . This small and large broadening limits correspond to
the largest and smallest mobilities respectively measured within an order of magnitude
of the above specified doping level in different samples [36–39]. As shown in Fig.
3.3, a good agreement is obtained between the experimental measurements and the
simulated current-voltage characteristics from this work. On the other hand, ballistic
transport models underestimate the tunnel current by several orders of magnitude.
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Fig. 3.3. a) A schematic diagram of the device measured in [20]. b) Computed current-voltage characteristics for the device of Ref. [20]. The scattering model reasonably matches the experimental measurements unlike
the ballistic model that significantly underestimates the current. Reprint
with permission from Ameen, Hesameddin Ilatikhameneh, Jun Z. Huang,
Michael Povolotskyi, Rajib Rahman, and Gerhard Klimeck. ”Combination of Equilibrium and Nonequilibrium Carrier Statistics Into an Atomistic Quantum Transport Model for Tunneling Heterojunctions.” IEEE
Transactions on Electron Devices 64, no. 6 Copyrights c (2017): 25122518.

The reason behind the failure of ballistic model is that it does not account for
the scattering induced broadening and filling of the confined states. Such effects are
shown clearly in Fig. 3.4 which compares the local density of states (LDOS) and
transmission obained using ballistic and scattering models. The ballistic case doesn’t
show any density of states inside the quantum wells. As a result, the transmission
and the current are underestimated. It is worth mentioning that the confined states
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in the device reported in [20] do not have resonant states. If the quantum well is deep
enough to have resonant states, the difference between ballistic and scattering models
is even more pronounced as shown in Fig. 3.5. In order to show, the extent of such
effect, the error between I-V of THJ from ballistic transport and scattering model is
calculated as a function of band offsets. The error is defined as the order of magnitude


sc
difference between scattering and ballistic currents Log IIbal.
averaged over a 1V bias
voltage sweep. The error is calculated at different In concentrations of a 5nm InGaN
quantum well, as shown in Fig. 3.6. The error is plotted against the average band
offset δ =

δEc +δEv
,
2

this δ is a measure of the amount of confined states in the quantum

wells at two sides of tunnel junction contributing to the tunneling current. Th error
remains zero at small values of δ, where no confined states exist in the quantum well.
Hence, ballistic transport is acceptable for homo-junction tunneling devices [40, 41].
As δ increases, the error increases exponentially with δ and the scattering model
becomes essential.
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Fig. 3.4. a) Ballistic local density of states (LDOS) in the device measured in [20] at 0.3V and K⊥ =0, the DOS is zoomed into the quantum
well region. b) The corresponding scattering LDOS in the quantum well
showing significantly larger DOS than the ballistic case. c) The ballistic v.s scattering transmission. d) The ballistic versus scattering current.
Ballistic transport significantly underestimate the LDOS and the transmission inside the quantum well resulting in a significantly less tunneling
current as shown in Fig 3.3. Note that the quantum well of the device
measured in [20] is not deep enough to have resonant states. Resonant
states, if present, provides a larger difference in the transport characteristics between the ballistic and scattering cases, as shown in Fig. 3.5.
Reprint with permission from Ameen, Hesameddin Ilatikhameneh, Jun
Z. Huang, Michael Povolotskyi, Rajib Rahman, and Gerhard Klimeck.
”Combination of Equilibrium and Nonequilibrium Carrier Statistics Into
an Atomistic Quantum Transport Model for Tunneling Heterojunctions.”
IEEE Transactions on Electron Devices 64, no. 6 Copyrights c (2017):
2512-2518.
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Fig. 3.5. Same as Fig. 3.4 but a quantum well of 3.2nm and In0.7 Ga0.3 N
is used instead. This case has a deeper quantum well that gives rise to
resonant states which were absent in the measured device [20]. Scattering is needed for proper broadening and filling of the resonant states.
Reprint with permission from Ameen, Hesameddin Ilatikhameneh, Jun
Z. Huang, Michael Povolotskyi, Rajib Rahman, and Gerhard Klimeck.
”Combination of Equilibrium and Nonequilibrium Carrier Statistics Into
an Atomistic Quantum Transport Model for Tunneling Heterojunctions.”
IEEE Transactions on Electron Devices 64, no. 6 Copyrights c (2017):
2512-2518.
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Fig. 3.6. Log of the ratio of scattering and ballistic currents (error) plotted against δ for a 5nm InGaN quantum well, where the average band
v
. δ is a measure of the amount of confined states
offset δ = δEc +δE
2
influencing the transport. The error is averaged over Vds = 0 → 1V .
Reprint with permission from Ameen, Hesameddin Ilatikhameneh, Jun
Z. Huang, Michael Povolotskyi, Rajib Rahman, and Gerhard Klimeck.
”Combination of Equilibrium and Nonequilibrium Carrier Statistics Into
an Atomistic Quantum Transport Model for Tunneling Heterojunctions.”
IEEE Transactions on Electron Devices 64, no. 6 Copyrights c (2017):
2512-2518.

3.5

The Effects of Series Resistances
As shown in Fig. 3.7, there are three main types of resistances involved in the

transport of these tunnel diodes: 1) tunneling resistance RT , 2) semiconductor resistance in the equilibrium region of the simulation domain REq and 3) external series resistance Rs which is the sum of resistances of wire Rw , contact Rc , and semiconductor
out of simulation domain RN/P as shown in Fig. 3.7b. Since the atomistic simulation
domain includes only nanometers of the whole device, the included semiconductor
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Fig. 3.7. a) Schematic of the different regions in a THJ with a dashed box
highlighting the atomistic simulation domain. b) An equivalent circuit
diagram that shows the different resistances involved in the transport of
THJs, tunneling resistance RT , semiconductor resistance in the equilibrium region of the simulation domain REq and external series resistances of
wire Rw , contact Rc , and semiconductor outside of the simulation domain
RN/P . c) The equivalent circuit with the series resistances lumped into
one element Rs . d) The equivalent circuit ignoring small REq . Reprint
with permission from Ameen, Hesameddin Ilatikhameneh, Jun Z. Huang,
Michael Povolotskyi, Rajib Rahman, and Gerhard Klimeck. ”Combination of Equilibrium and Nonequilibrium Carrier Statistics Into an Atomistic Quantum Transport Model for Tunneling Heterojunctions.” IEEE
Transactions on Electron Devices 64, no. 6 Copyrights c (2017): 25122518.

resistance (REq ) is much smaller than the external series resistance (REq << Rs )
because resistance is proportional to the length and Rs includes almost the entire
semiconductor except for the small part in the simulation domain in addition to
the contact and wiring resistances. Moreover, REq is much smaller than the tunnel-
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ing resistance (REq << RT ). Since REq is orders of magnitude smaller than other
resistances, the chemical potential drop across it is negligible and it can be safely
ignored and a constant quasi-Fermi level can safely be assumed over the equilibrium
region. The accuracy of our model reduces if REq becomes comparable to the other
resistances combined which is unlikely in tunnel diodes. All resistances other than
tunneling resistance such as diffusive resistance in the heavily doped regions and contact resistances are added as constant series resistance. The series resistance is added
using simple KVL equation in the circuit shown in Fig. 3.7d to find the final I − V .
It is worth mentioning that the tunneling resistance reduces exponentially with bias
and eventually it becomes negligible compared to the series resistance and the diode
behaves as linear resistor. Hence, the series resistance can be extracted from the
experimental measurement in the linear regime at large bias Rs =

3.6

dV
|
.
dI largeV

Conclusion
In summary, we have developed a new quantum transport model for THJs. It

is critical to use this model for THJs where strong scattering mechanisms instantly
thermalize carriers in quantum wells adjacent to the tunnel junction, a situation that
cannot be described well by the conventional ballistic models. The device characteristics obtained from the new model agrees fairly well with experimental measurements
of Nitride THJs. Implementation of the new model in NEMO5 offers an efficient
engineering tool that can be used to predict the performance and design THJs.
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Fig. 3.8. The simulated IV with and without the series resistances. The
tunneling resistance reduces exponentially with bias and eventually it becomes negligible compared to the series resistance and the diode behaves
as linear resistor. Hence, the series resistance can be extracted from the
|
experimental measurement in the linear regime at large bias Rs = dV
dI largeV
and added to the model.
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4. INCOMPLETE IONIZATION OF DOPANTS
Several parts of this chapter are being prepared to be submitted to a peer-reviewed
journal. On acceptance into a peer-reviewed journal, copyright will belong to the
Journal publisher.

4.1

Equilibrium Chemically Doped PN Junctions
Before I begin discussing the challenging of including Incomplete ionization in

quantum transport and how can it be properly included in a tunneling device, I
would like to begin by reviewing few concepts of PN junctions. Fig. 4.1 shows a
typical energy band diagram of a PN junction under equilibrium with the depletion
width WD defined as the width of the non neutral region at the junction interface.
And the energy difference between the Fermi level and the conduction band edge is
called the degeneracy of the N-type wile for the P-type it is the difference between
the valence band edge and the Fermi level.
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Fig. 4.1. A typical band diagram of a PN junction under equilibrium.
The width on non neutral region in the middle is called depletion width
WD , and the energy difference between the Fermi level and the conduction
band edge is called the degeneracy of the N-type wile for the P-type it is
the difference between the valence band edge and the Fermi level.

There are three possible ways to treat the doping for the equilibrium PN junction:
1) Exactly include incomplete ionization which include the position dependence of the
ionization energies of the dopants while solving Possion equation self consistently with
charge neutrality for the band diagram. The ionized doping concentration for donors
and acceptors are given by
ND+ =
NA− =

ND
Ef −ED +Ec

1 + 2e( KT
NA

,

(4.1)

)

(4.2)
Ev +EA −Ef ,
1 + 4e( KT )
where Ef is the quasi Fermi level at the dopant location, NA and ND are acceptor
and donor concentrations, Ev and Ec are valence and conduction band edges at the
impurity position, EA and ED are the acceptor and donor ionization energy (aka activation energy) which are properties of certain impurities of the specific used material.
Notice that the position of the impurity levels change with space based on potential
distribution (i.e Ec − ED for donors and Ev + EA for acceptors) as shown in Fig. 4.2.
Impurities that are closer to the junction are farther from the Fermi level and more
likely to be ionized.
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Fig. 4.2. A schematic band diagram of a PN junction under equilibrium
condition showing the relative position of impurity states with respect to
Fermi level. The closer the impurity states to the Fermi level, the less
likely the impurity to get ionized.

In the exact way, the ionization concentration changes spatially following the
Fermi level and band edges profile. The problem is that in quantum transport techniques, we do not have the luxury of a defined quasi-Fermi level and hence we can
not use the exarct way and we have to use one of the other methods. 2) The second
method is to assume full ionization of carriers , and 3) The third way is to ignore
the spatial dependence of ionization and assume all of them ionized as the far away
from the junctions where bands are flat (contacts). In order to show how deviating
these two assumptions can be compared to the exact solution, I have calculated the
depletion width and degeneracy using the three techniques in the equilibrium case (no
bias). As shown in Fig. 4.3, as the ionization energy increases, the depletion width
changes significantly unlike the full ionization assumption that significantly underestimate it, on the other hand assuming ionization as contacts seems to be way off the
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charts. One might think that full ionization might be reasonable assumption if the
ionization energy is small since they it provides an almost correct depletion width,
but this is not in general true since it may significantly overestimate the degeneracy.
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Fig. 4.3. a) Depletion width of a PN junction in equilibrium calculated
using exact incomplete ionization, assuming full ionization, and assuming contact ionization. The assumption of contact ionization is way off
beyond the exact solution, Full ionization underestimate the depletion
width especially at large ionization energies. b) The conduction and valence band degeneracy using exact solution and assuming full ionization.
Full ionization significantly overestimate the degeneracy of the conduction
band.
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4.2

Out of Equilibrium Challenge
Given that the performance of tunneling devices is extremely sensitive to the

depletion width and degeneracy, proper treatment of the incomplete ionization of
doping is quite essential. The challenge is that out of equilibrium quantum transport
does not have a defined quasi-Fermi level that can be used to calculate the incomplete
ionization. Conventionally, the incomplete ionization has always been ignored and one
of the earlier mentioned assumptions have always been ignored. In order to show how
inaccurate these assumptions can be, I have simulated the PN junction meaured in [42]
using the two assumptions. The tunneling junction used here and reported in [42] is
a homo PN junction made from GaN with Mg doping as P, having a concentration of
P = 3×1020 and it Si is used for the N type with a concentration of N = 2×1020 . The
ionization energy for Mg at such high doping is expected to be around EA = 160meV
according to [38] and Si is expected to be ED = 12meV ∼ 17meV according to [43]
which is assumed to be ED = 15meV here. As shown in Fig.4.4, using one of these
two assumptions results in orders of magnitude difference in calculating the tunneling
current using quantum transport techniques.
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Fig. 4.4. a) A band diagram of a PN junction out of equilibrium. Fermilevels are only defined in the contacts away from the tunnel junction which
poses a problem for calculation the proper doping ionization. b) Using
assumptions for ionized doping concentrations results in a mismatch with
the experimental measurements reported in [42].

4.3

The Implemented Solution
In order to solve this problem, a solution that is shown in the Flow chart 4.5

has been implemented. The first solution is to add an additional calculation to the
self consistent simulation which is to estimate the incomplete ionization based on the
ballistic occupation of particles. Given the from the transport, we can calculate the
particle density and the local density of states which an be divided to each others
for an occupation factor. This occupation factor can be used to deduce an artificial
quasi-Fermi level for the doping. The main justification to this assumption is that
dopants close to empty states are likely to be empty as well and dopants close to full
states are likely to be full as well.
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Fig. 4.5. A flow chart for the first proposed solution. An additional
element is added to the self consistent simulation which is to estimate the
incomplete ionization based on the ballistic occupation of particles.

This new ionization model has been used to simulate the GaN homo PN junction
measured in [42]. As shown in Fig. 4.6, Assuming full ionization significantly overestimate the tunneling current due to underestimating the depletion width. However,
thermal ionization deviates from the measurement especially at low bias but this can
be attributed to the uncertainty regarding the doping concentrations. In addition
to this, there is uncertainty regarding the ionization energy which has been reported
differently from various experiments [38].
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Fig. 4.6. The simulated tunneling current considering thermal ionization
(green) and assuming full ionization (blue) for the experiment reported
in [42]. Assuming full ionization significantly overestimate the tunneling
current due to underestimating the depletion width. Although thermal
ionization deviates from the measurement but this can be attributed to
the uncertainty regarding the doping concentration and ionization energy
that can vary from one experiment to another [38].

The corresponding band diagram and Fermi levels distribution of the dopants
using the new method is plotted in Fig. 4.7 for a reverse bias of 1.5V.
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Fig. 4.7. The electron (red) and hole (green) quasi Fermi levels across the
PN junction at a reverse bias of 1.5V.
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5. 2D PHOSPHORENE TFETS
Several parts of this chapter were published in
• Scientific Reports, Nature
• IEEE Electron Device Letters
and they have been reprinted with permission from
• Tarek A. Ameen*, Hesameddin Ilatikhameneh*, Gerhard Klimeck, and Rajib
Rahman. ”Few-layer phosphorene: An ideal 2D material for tunnel transistors.”
Scientific reports 6 (2016): 28515.
• Hesameddin Ilatikhameneh*, Tarek Ameen*, Bozidar Novakovic, Yaohua Tan,
Gerhard Klimeck, and Rajib Rahman. ”Saving Moores law down to 1 nm
channels with anisotropic effective mass.” Scientific reports 6 (2016): 31501.
• Hesameddin Ilatikhameneh, Tarek A. Ameen, Gerhard Klimeck, Joerg Appenzeller, and Rajib Rahman. ”Dielectric engineered tunnel field-effect transistor.”
IEEE Electron Device Letters 36, no. 10 Copyrights c (2015): 1097-1100.
Other contents of this chapter have been included in some form in articles that were
submitted to a peer-reviewed journal, especially the experimental measurements, connection between experiment and theory, guiding the experimental effort to achieve
better performance, and sensitivity analysis. On acceptance into a peer-reviewed
journal, copyright will belong entirely to the Journal publisher. The coauthors and
title of the work under review are:
• Peng Wu, Tarek Ameen, Huairuo Zhang, Leonid Bendersky, Hesameddin Ilatikhameneh,
Gerhard Klimeck, Rajib Rahman, Albert V. Davydov, Joerg Appenzeller ”Black
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phosphorus tunneling field-effect transistors” copyright will belong to the Journal publisher.
• Hesameddin Ilatikhameneh*, Tarek Ameen*, ChinYi Chen, Gerhard Klimeck,
and Rajib Rahman. ”Sensitivity Challenge of Steep Transistors.” copyright will
belong to the Journal publisher.
The ”*” indicates equivalent contribution of the associated work.

5.1

Summary
In this chapter we discuss the potential for 2D materials as a material for TFETs.

Out of the various semiconducting materials, few layer phosphorene show the most
promising performance. Most TMDs have bandgaps (Eg ) and effective masses (m∗ )
outside the optimum range needed for high performance. It is shown here that the
newly discovered 2D material, few-layer phosphorene, has several properties ideally
suited for TFET applications: 1) direct Eg in the optimum range ∼1.0-0.4 eV, 2) light
transport m∗ (0.15m0 ), 3) anisotropic m∗ which increases the density of states near the
band edges, and 4) a high mobility. These properties combine to provide phosphorene
TFET outstanding ION ∼ 1 mA/um, ON/OFF ratio∼106 for a 15nm channel and
0.5V supply voltage, thereby significantly outperforming the best TMD-TFETs and
CMOS in many aspects such as ON/OFF current ratio and energy-delay products.
Furthermore, phosphorene TFETS can scale down to 6 nm channel length and 0.2 V
supply voltage within acceptable range in deterioration of the performance metrics.
Full-band atomistic quantum transport simulations establish phosphorene TFETs as
serious candidates for energy-efficient and scalable replacements of MOSFETs.

5.2

2D Materials
As shown in Fig. 5.1, 2D materials are materials with a thickness of one or few

atoms. Some of the 2D materials have a finite reasonable band gap (i.e. 0.2

2 eV )
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and can be used as semiconductors. Semiconducting 2D materials have attracted a
lot of attention recently for energy-efficient tunneling-field-effect transistor (TFET)
applications due to their excellent gate control resulting from their atomically thin
dimensions. So far, semiconductor materials have been realized either as transition
metal dichalcogenides (TMDs) or as few layer black phosphorus (phosphorene) as
shown in Fig. 5.1. TMDs MX2 consist of one transistion metal (M) sandwiched
between two chalcogen atoms (X). While phosphorene is one or few layers of black

Fig. 5.1. Side view of the lattice structure of semiconducting 2D materials. On the left, we have TMDs which consist of one transistion metal
(M) shown in red and two chalcogen atoms (X) shown in blue. On the
right side, a single layer of black phosphorous, mono-layer phosphorene is
shown.

phosphorus and has puckered honey comp lattice structure as shown in the zoomed in
box of Fig. 5.2a. There are two distinctive directions along the phosphorene lattice,
the armchair and zigzag directions, which we will discuss their associated properties
a bit further in the chapter. As it is going to be discussed during this chapter,
phosphorene is more promising as a 2D material for TFETs than TMDs.

5.3

2D TFETs
The current level in TFETs is the result of band to band tunneling (BTBT) of

carriers, and hence, highly sensitive to the effective masses (m∗ ) and bandgaps (Eg )
of the channel material. While a small m∗ and Eg improve the ON-current (ION ) and
supply voltage scaling, the same also deteriorate the OFF-current and channel length
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(Lch ) scaling through direct source-to-drain tunneling [44]. To meet the simultaneous
requirement of the semiconductor industry of both power supply and size scaling,
materials need to be carefully chosen with optimized m∗ and Eg . In this chapter, it is
shown that the newly studied few-layer phosphorene [45] provides the ideal material
properties to obtain high performance in TFETs as well as to simultaneously achieve
both VDD and Lch scaling.
There are several solutions to the low ION challenge of TFETs [10]. ION depends
exponentially on Eg , m∗ , and the electric field F at tunnel junction (i.e. log(ION ) ∝
√
− m∗ Eg
). Hence, ION can be enhanced either by a) increasing F or by b) using a
F
channel material with optimum Eg and m∗ . A number of approaches for increasing the
electric field F were proposed before such as 1) atomically thin 2D channel materials
that provide a tight gate control and small tunneling distance [10–14], 3) internal
polarization in Nitrides [15] which is discussed in the next chapter.

5.4

Phosphorene vs. TMD TFETs
In addition to having an atomically thin channel that improves F, few-layer phos-

phorene also has the optimum Eg and m∗ required for high performance TFETs.
Moreover, the bandgap of phosphorene remains direct as the number of layers increases. In this regard, phosphorene has a great advantage over other 2D materials,
such as graphene and transition metal dichalcogenides (TMDs). Graphene lacks a
bandgap and even with engineered bandgaps, it remains unsuitable for transistor applications [46]. Most monolayer TMDs have a bandgap larger than 1 eV. While the
Eg of some multi-layer TMDs may reach below 1 eV, multi-layer TMDs are usually
indirect gap materials in which the requirement of momentum change of the carriers
by phonons causes very low ON-currents. Among TMDs, only WTe2 in 2H phase
has a moderate Eg of 0.75 eV, however it suffers from a large m∗ [41], and the 2H
phase of WTe2 has not been experimentally demonstrated yet. Density Functional
Theory (DFT) calculations predict that Eg of phosphorene varies from about 1.4 eV

46
in monolayer to 0.3 eV in bulk [47]. Also, phosphorene has lighter m∗ for both electrons and holes of ∼ 0.15 m0 . Hence, phosphorene is expected to provide the highest
performance among all the 2D material TFETs considered so far.
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Fig. 5.2. (a): The device structure of a monolayer phosphorene TFET.
The channel is oriented along the armchair direction.
(b): The
transfer characteristics (Ids − Vgs ) and (c): the gate capacitance voltage (Cg − Vgs ) characteristics of bilayer-phosphornene (2L-phosphorene),
monolayer WSe2 and monolayer WTe2 TFETs for Lch of 15 nm and
Vds of 0.5 V. Phosphorene TFET has 7.5 times higher ION , 4.9 times
lower capacitance and 176 times lower intrinsic energy-delay product
than WTe2 . Reprint with permission from Tarek A. Ameen, Hesameddin
Ilatikhameneh, Gerhard Klimeck, and Rajib Rahman. ”Few-layer phosphorene: An ideal 2D material for tunnel transistors.” Scientific reports 6
(2016): 28515.
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5.5

Chemically Doped Phosphorene 2D TFET
In a few-layer phosphorene flake, each layer is a hexagonal honey comb lattice

with puckered surface, as shown in Fig. 5.2a. The electron and hole effective masses
m∗ are highly anisotropic; m∗ is low in the armchair direction (≈ 0.15 m0 ) and is
very high in the zigzag direction (> 1 m0 ) [47]. Since the tunneling probability
decreases exponentially with the transport effective mass [?], it is best to have the
channel oriented along the armchair direction for high ION . In such a case, the very
large m∗ in the transverse zigzag direction results in a high density of states near the
band edges. This m∗ anisotropy ultimately leads to a large ION , as shown later in
the paper. The scaling of TFETs to the sub-10 nm regime also require engineering
Eg and m∗ to keep the ON and OFF state performance intact [44]. However, to
achieve this in most conventional materials such as III-Vs, complicated experimental
techniques need to be adopted such as application of strain or forming alloys, which
can also introduce disorder in the device. In this regard, the layer dependent Eg and
m∗ in phosphorene already provides an additional knob to optimize the performance
for sub-10 nm TFETs, as shown later.
Experimentally, phosphorene flakes as thin as a single layer have been realized
recently by means of mechanical exfoliation [45]. The experimental Eg of a single layer
phosphorene has been measured to be approximately 1.45 eV which is way higher than
the bulk Eg of black phosphorus (≈ 0.3 eV). Measured few-layer phosphorene carrier
mobility is very high in the armchair direction, it is ≈ 256 cm2 /Vs for few-layers
and ≈ 1000 cm2 /Vs for bulk [45]. In addition, strong anisotropy of m∗ was verified
by angle dependent conductivity [45]. Later, Saptarshi et al. reported experimental
measurements of the thickness dependent transport gap and Schottky barriers of
phosphorene [48]. However, there are challenges to the development of phosphorene
based electronics as well. Few-layer phosphorene is unstable in atmosphere and is
prone to humidity and oxygen. Hence, it degrades within several hours when left
in air [49, 50]. However, there are many efforts to solve this stability challenge; e.g.
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Junhong et al. stabilized phosphorene for two months by encapsulating it within
Al2 O3 [51].
In this work, we performed full band atomistic quantum transport simulations
of phosphorene TFETs based on the non-equilibrium Green’s function simulator
NEMO5 with a second nearest neighbor sp3 d5 s∗ tight-binding (TB) Hamiltonian. The
electrostatics of the device is obtained by solving a 3D finite-element Poisson equation
self-consistently with the quantum transport equations described in the Methods section. The simulated phosphorene TFET assumes a double gated structure as shown
in Fig. 5.2a. The channel length is 15 nm and the transport direction is oriented
along the armchair direction. The source and drain doping levels are set to 1020 cm−3
in a p-i-n configuration, effective oxide thickness (EOT) is 0.5 nm, and the drain bias
Vds equals 0.5 V unless mentioned otherwise. The device specifications are compatible
with the international technology road-map for semiconductors (ITRS) [5].
Figs. 5.2b and 5.2c compare the current-voltage (Ids −Vgs ) and capacitance-voltage
(Cg − Vgs ) characteristics respectively of bilayer-phosphorene (2L-phosphorene) with
those of WTe2 and WSe2 (which have been identified as the best TMD material candidates for TFETs [41]) for a supply voltage VDD of 0.5 V. 2L-phosphorene provides
an inverse sub-threshold slope (SS) much lower than the other two TMDs (well below
the Boltzmann limit of 60 mV/dec at room temperature), and provides an ION of
nearly 1 mA/um (about 7.5 times higher than WTe2 in 2H phase). The ON-state capacitance of 2L-phosphorene is also about 5 times lower than that of WTe2 . The large
ION and small VDD and Cg translate into a very small switching energy and switching
delay for the 2L-phosphorene. The most important metric of performance for low
power transistors is the product of the switching energy and the delay (energy-delay
product or EDP) [9]. The lower the EDP, the more energy-efficient and faster the
device is. 2L-phosphorene has 176 times lower intrinsic EDP compared to the best
TMD TFET (WTe2 ). The origins of these improvements are discussed next.
Figs. 5.3a and 5.3b show Eg and m∗ in the armchair direction (m∗ac ) as a function of the number of phosphorene layers extracted from phosphorene bandstructures
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computed with the atomistic tight-binding model of this work. In Ref. [44], optimum
Eg and m∗ values needed to maximize ION /IOF F in TFETs were presented for various
supply voltages and channel lengths Lch . It was suggested that for Lch = 15 nm and
VDD = 0.5 V, Eg and m∗ need to be roughly about 0.7 V and 0.15 m0 respectively.
It is seen in Fig. 5.3b that the electron and hole m∗ are roughly about 0.15 m0 and
do not vary much with the number of layers. While the Eg in Fig. 5.3a is seen to be
strongly dependent on the number of layers, apart from the 1.4 eV value for monolayer phosphorene, Eg is mostly in the range of 0.7 to 0.4 eV, with the optimum value
of 0.7 eV reached for 2L-phosphorene. It is to be noted that there is still some experimental discrepancy about the actual values of Eg in phosphorene with transport
measurements yielding smaller bandgaps than optical measurements (as also seen in
TMDs). DFT and TB calculations used in this work yield bandgaps closer to the
transport measurements. Moreover, the bandgap of phosphorene varies about 1 eV
from bulk to monolayer which provides a knob to tune Eg to its optimum value by
the right choice of channel thickness.

51

Fig. 5.3. a) The bandgap Eg and b) effective masses along armchair direction m∗ac as function of the number of layers N. Bandgaps measured
in transport experiments [48] differ from those of optical measurements
[45, 52], and both are shown as reference. The DFT guided TB bandgaps
follow the transport measurements more closely for multi-layer phosphorene. c) The complex band structure of 2L-phosphorene and monolayer
WTe2 . The complex bands are plotted at transverse wave-vector Ky = 0
and 0.1π/b for both materials. The area enclosed by the imaginary wavevector and the vertical axis (i.e. the shaded area) determines the BTBT
decay rate. Bilayer phosphorene not only has smaller BTBT decay rate
at Ky = 0 due to small transport mass, but also at non-zero Ky due
to large transverse m∗ . Reprint with permission from Tarek A. Ameen,
Hesameddin Ilatikhameneh, Gerhard Klimeck, and Rajib Rahman. ”Fewlayer phosphorene: An ideal 2D material for tunnel transistors.” Scientific
reports 6 (2016): 28515.
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The bandgap alone does not explain why the phosphorene TFET significantly
outperforms WTe2 TFET since 2L-phosphorene has a similar Eg as 1L-WTe2 . The
difference actually originates from 2L-phosphorene having a light transport m∗ in the
armchair direction (m∗ac ) and a heavy transverse m∗ in the zigzag direction (m∗zz ). This
is conveniently illustrated in the complex bandstructure in Fig. 5.3c, which shows
the energy-momentum dispersion of the carriers in the forbidden bandgap connecting
the conduction and valence band states. The complex part of the bandstructure
corresponds to the evanescent wavefunctions e−κz in the bandgap with imaginary
momentum iκ, and the area enclosed by the imaginary band and the energy axis
corresponds to the band to band tunneling (BTBT) decay rate [53]. The smaller
the area, the larger is the transmission probability. Fig. 5.3c compares the complex
band structure of 2L-phosphorene with 1L-WTe2 . The complex bands are plotted at
transverse wave-vector Ky = 0 and 0.1π/b for both materials. 2L-phosphorene not
only has a smaller BTBT decay rate at Ky = 0 (due to small transport m∗ ), but
also at a non-zero Ky . This is due to a large transverse m∗ (m∗zz ) which prevents the
decay rate from increasing significantly with Ky . In other words, phosphorene has a
high density of states of carriers with optimum transport m∗ and Eg (Ky ).
Next, the performance of the phosphorene TFET and its scalability in VDD and
Lch are evaluated as a function of the number of layers. Fig. 5.4a shows the transfer
characteristics of mono- (1L), bi- (2L), and tri-layer (3L) phosphorene TFETs with
Lch of 15 nm. The 2L-phosphorene provides the highest ON/OFF current ratio.
Notice that although 3L phosphorene provides higher ION , it has a higher IOF F
compared to the 2L case. Fig. 5.4b to 5.4d show the transfer characteristics of scaled
few-layer phosphorene at different technology nodes. Constant electric field E scaling
(i.e. E =

VDD
)
Lch

of 30 V/nm is considered here. Doping level of source and drain is

assumed to be symmetric unless mentioned otherwise. In almost all of the three cases,
the phosphorene TFET seems to scale very well from 15 nm to 9 nm channel lengths.
Although for very short Lch such as 6 nm, IOF F degrades significantly, asymmetric
doping can be used to suppress the p-branch of the TFET and reduce IOF F . For
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the Lch = 6 nm case, reducing the drain doping (Nd ) increases the drain to channel
tunneling distance [54] and helps to block IOF F . However, there is a lower limit to
Nd . Reducing Nd reduces the carrier density (through Ec − EF ) and the tunneling
window. For the Lch = 6 nm case, the optimum Nd is found to be 1019 cm−3 in 1L,
and 5 × 1018 cm−3 in 2L and 3L as shown in Fig. 5.4 b-d). 1L case shows the highest
ON/OFF current ratio in the 6 nm case.
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Fig. 5.4. a) The transfer characteristics of the mono- (1L), bi- (2L), and
tri-layer(3L) phosphorene TFETs for 15 nm channel length Lch . Transfer
characteristics of constant electric field E scaling (i.e. E = VLDD
= 30
ch
V/nm) for (b) 1L, (c) 2L, and (d) 3L phosphorene. For the Lch =6 nm
case, the Ids − Vgs can be optimized through asymmetric doping. Reprint
with permission from Tarek A. Ameen, Hesameddin Ilatikhameneh, Gerhard Klimeck, and Rajib Rahman. ”Few-layer phosphorene: An ideal 2D
material for tunnel transistors.” Scientific reports 6 (2016): 28515.
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The total gate capacitances (Cg ) of 1L- to 3L-phosphorene TFETs are shown in
Fig. 5.5 for the same constant electric field scaling discussed before. As expected, the
gate capacitances also scale quite well up to Lch = 9 nm. 2L-phosphorene offers the
lowest capacitances. Although the capacitances for the Lch = 6 nm case are slightly
larger than the 9 nm case, asymmetric doping can decrease the capacitance for 2L
and 3L, as shown Fig. 5.5. The gate capacitances predicted here for phosphorene are
much less (< 10%) than those reported for TMDs [41]. The lower Cg in phosphorene
originates from its optimum Eg and m∗ . The Ids -Vgs and Cg -Vgs are shifted in voltage
axis such that the current at zero gate voltage IOF F is set to 1 nA/um as required
by ITRS [5]. TMDs have lower I60 currents (the current value where SS becomes 60
mV/dec [55]) which is a result of their higher Eg and m∗ . This makes 0 gate voltage
to be closer to threshold voltage if compared with phosphorene. Accordingly, TMDs
operate closer to ON-state which results in a higher amount of charge in channel and
a higher Cg . In summary, the benefits of optimum Eg , small transport m∗ , and large
transverse m∗ in phosphorene are two-fold: 1) higher ION , and 2) lower capacitance.
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Fig. 5.5. Gate capacitance-voltage characteristics of (a) 1L-, (b) 2L- and
(c) 3L-phosphorene. Scaling down VDD and Lch reduces the capacitance
and improves the transient response. The capacitances of 2L-phosphorene
and 3L-phosphorene are lower than half the 1L-phosphorene. Reprint
with permission from Tarek A. Ameen, Hesameddin Ilatikhameneh, Gerhard Klimeck, and Rajib Rahman. ”Few-layer phosphorene: An ideal 2D
material for tunnel transistors.” Scientific reports 6 (2016): 28515.

The outstanding Ids -Vgs and Cg -Vgs characteristics of few-layer phosphorene translate into impressive intrinsic energy-delay products (EDP), which is used ultimately to
compare ultra-fast energy-efficient transistors. Fig. 5.6a shows the computed intrin-
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sic energy and delay of phosphorene TFETs. In the energy-delay figure, the bottom
left corner with the lowest EDP is preferred. It is woth mentioning that WTe2 has
been benchmarked as the best TMD TFET [14,41]. Nevertheless, as seen in Fig. 5.6,
the EDPs of phosphorene TFETs are much smaller than the best TMD TFET. Intrinsic EDP of 2L-phosphorene with Lch of 15 nm is two orders of magnitude smaller
than the EDP of the WTe2 TFET. Not only does phosphorene provide record ION
and Cg but also a record energy delay product among 2D materials. The optimized
asymmetric doping also improves the intrinsic EDP of TFETs specially for sub-9 nm
channel lengths. Although intrinsic EDP is an important measure of the transistor’s
potential, intrinsic EDP alone does not indicate how good the device is in a real circuit with interconnects and parasitic capacitances. For this reason, ED calculations
of a 32-bit adder circuit based on these TFETs have been performed and shown in
Fig. 5.6b. The 32-bit adder simulation has been performed using the software BCB
3.0 [56]. The scaling of circuit parameters as a function of gate length follows the
ITRS roadmap [5]. As seen in the Fig. 5.6b, phosphorene 32-bit adder EDP is better than CMOS and WTe2 and improves further with scaling. These improvements
are not as significant as the ones promised by the intrinsic EDP due to the presence
of interconnects and parasitic capacitances. This calls for better circuit designs for
lowering parasitic capacitances to fully realize the potential of phosphorene TFETs
especially in the sub-10nm regime. Moreover, phosphorene TFET surpasses CMOS
in other metrics such as static power consumption and ON/OFF ratio [5, 57]. For
example, 15nm high performance CMOS has 100 times more OFF current and 50
times less ON/OFF current ratio than the corresponding phosphorene TFET. Also,
the low operating power 15 nm CMOS has 5 times more OFF current and 6350 times
less ON/OFF current ration than the phosphorene TFET.
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Fig. 5.6. The energy delay (ED) of 2L-phosphorene at different scaling nodes calculated for (a) intrinsic device and (b) 32-bit adder circuit. Phosphorene provides lower energy delay product (EDP) than WTe2
and CMOS. Although, scaling down significantly improves the intrinsic
EDP, the improvement in the adder EDP is less due to the dominance
of parasitics in smaller dimensions. For the 6 nm node, optimized 2Lphosphorene with asymmetric doping provides the lowest possible intrinsic EDP, such improvements are not felt in the adder EDP due to the
dominance of parasitics. Reprint with permission from Tarek A. Ameen,
Hesameddin Ilatikhameneh, Gerhard Klimeck, and Rajib Rahman. ”Fewlayer phosphorene: An ideal 2D material for tunnel transistors.” Scientific
reports 6 (2016): 28515.

59
5.6

The Effects of Thermal Ionization of Dopants
As it has been discussed in the thermal ionization chapter, for accurate simulations

of tunneling devices thermal ionization should be considered. The bilayer phosphorene chemically doped TFET has been simulated using thermal ionization with zero
dopants having zero ionization energy as well as 100meV. As expected, the inclusion
of thermal ionization show degradation in the transfer characteristics, shown in Fig.
5.7

Fig. 5.7. The transfer characteristics of the studied 2L-BP chemically
doped TFET simulated with full ionization (red), thermal ionization with
zero ionization energy (green), and 100meV ionization energy (blue). The
degradation in the transfer characteristics is attributed to the increase in
the depletion width inside the source. The ION is 950 µA/µm in case
of full ionization, while it is 820 µA/µm in case of thermal with zero
ionization energy and it is 575µA/µm with 100meV ionization energy.
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5.7

Experimental Realization Using Electrostatic Doping
As discussed in the second chapter, another way to realize the desired band bend-

ing in a 2D-TFET is to use electrostatic doping instead of chemical doping. First
prototype (and only as of February 2018) few layer phosphorene TFETs that has
been fabricated and measured at Purdue university (by Peng Wu and Prof Joerg
Appenzeller) The structure of the device is shown in Fig. 5.8. These devices are
electrostatically doped with oxide around 5nm. There are two different experiments
one has a phosphorene layer of 3nm (8nm flake) and another that has 7nm (12nm
flake).

Fig. 5.8. A simplified schematic diagram of the prototype phosphorene
TFET fabricated by Peng Wu and Prof Appenzeller at Purdue showing
compositions of different oxides and dimensions. The prototype has a
flake thickness of 8nm with non oxidized phosphorene of 3nm. An earlier
prototype device with slightly different gate oxides and thicker flake (12nm
instead of 8nm) has also been fabricated and measured.

The atomistic quantum transport simulations agree exceptionally well with the
measurements as shown in Fig. 5.9. One source of uncertainty is the dielectric con-
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stant value of the phosphorus oxide, also known as phosphate glass (P Ox ). There are
two reported values in literature for the dielectric constant of P Ox . P2 O5 with dielectric constant of 5.4 [58] and P2 O3 with dielectric constant of 3.2 [59]. Independent
experimental observations suggest that the nature of the oxide forming on phosphorene is P2 O5 [60]. However, the difference seen in the simulation is not significant as
shown in Fig. 5.9.

Fig. 5.9. A comparison between the current voltage measurements (symbols) of the device described in Fig. 5.8 and the atomistic quantum transport (lines). The nature of the phosphate glass (P Ox ) forming on the
surface of phosphorene is uncertain hence it induces uncertainty concerning the value of dielectric constant to be used for P Ox . The solid and
dashed lines are simulations with published upper limit assuming P2 O5
with dielectric constant of 5.4 [58] and lower limit assuming P2 O3 with
dielectric constant of 3.2 [59]. The difference is not significant and the
agreement with experiment is good.

It is worth mentioning that initial comparison between theory and experiment
had significant disagreements. The initial disagreement combined with other experimental observations such as the lack of any working devices constructed from flakes
with thickness less than 4nm suggested the presence of oxidation on the phosphorene
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surface. Simulating only part of the 8nm flake as semiconducting phosphorene while
the rest is isolating phosphate glass gave an agreement with a 3nm phosphorene covered by 5nm phosphate glass as shown in Fig. 5.18. This finding was later confirmed
by TEM images indicating an oxidation of 5nm forming on phosphorene.

Fig. 5.10. Different simulations of the 8nm flake assuming various body
thicknesses with the remaining of the 8nm as phosphate oxide. Agreement
occur at 3nm body thickness with 5nm phosphate oxide. Later, TEM
images confirmed the theory prediction.

Although, the measurements and simulations of the fabricated devices do not show
steepness. Steepness can be if we just replace all of the oxides with a state of the art
in the industry oxide like 3nm HfO2 as shown in Fig. 5.11. Moreover if the spacers
are etched and phosphorene is further scaled to a single mono-layer (1ML) superior
steep performance with an ON current of 550uA/um can be obtained.
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Fig. 5.11. Although the experiment doesn’t show steepness, replacing the
oxides with just a 3nm HfO2 would lead to significant improvements and
slight steepness. Further improvements can be achieved by scaling down
the BP flake to a monolayer and etching the spacer.

Although ultra scalled electrosatically doped TFETs, or dielectric engineered
TFETs (DE-TFET) are quite promising, the leakage current between the contacts
(Fig. 5.12a) can deteriorate its performance. The optimum spacing between contacts is a few nanometers. An attempt to decrease leakage by increasing this spacing
reduces the on-current of DE-TFETs. One way to lower the current between the
contacts is to reduce the difference in chemical potential between them. According to
the Landauer’s formula [61], it is known that the leakage current between the gates
(ILeakage )
ILeakage ∝ T (µ1 − µ2 )

(5.1)

where T is the tunneling transmission between the two metal contacts, µ1 and µ2
are chemical potentials of the two gate metal contacts. Shorting the two gate metal
contacts with different work functions will force µ1 and µ2 to be equal thus ensuring
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a zero leakage current between the gates ILeakage . Hence, using two connected metal
gates with different workfunctions in a DE-TFET, the original design is improved
to work function engineered DE-TFET (WDE-TFET), shown schematically in Fig.
5.12b. Forcing µ1 = µ2 also causes a potential drop between the regions under the
two gates and a tunneling window is set by this difference in work functions of the
two gate metals. However, in such a design with shorted gates, it appears that this
tunneling window is material dependent and cannot be controlled with a gate bias
(i.e. tunneling window ≈ ΦM 1 − ΦM 2 − Eg ), thus rendering the device incapable
of turning OFF. But it must be noted that although the two gates are connected,
the surface potential under the gate metal closer to the source does not follow the
gate voltage due to large charge concentration in this region that screens out the
gate voltage. Therefore, the response of the surface potential to the gate voltage is
different in the regions under the two gates leading to a tunneling window that can
still in effect be controlled by the gate bias.
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Fig. 5.12. a) Leakage problem in DE-TFETs. b) Device structure of
workfunction engineered DE-TFET (WDE-TFET).

From a design perspective, the work function difference between two gate metals
should be close to VDD +Eg. Such a design leads to a tunneling window of qVDD
approximately in the ON-state of the device. Lowering the gate voltage decreases the
tunneling window since the potential under metal 2 decreases more than potential
under metal 1 (as shown in Fig. 5.13) due to larger charge concentration under the
contact close to the source region. Fig. 5.14 shows that WDE-TFET achieves a
similar performance as a DE-TFET.
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Fig. 5.13. Band diagram of WDE-TFET in ON- and OFF-states.
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Fig. 5.14. Tranfer characteristics of WDE-TFET as compared to DETFET.

5.8

Sensitivity of Phosphorene TFETs to Design Parameters
Here I discuss briefly the sensitivity of 2D-Phosphorene TFET to oxide properties,

orientation and doping. Both chemically doped (CD-TFET) and electrostatically
doped (DE-TFET) are investigated. In the following table, I listed the default design
parameters used in the sensitivity simulations unless mentioned otherwise.
Fig. 5.15 shows the dependence of ION for different tunneling transistors based on
monolayer phosphorene as a function of HfO2 oxide thickness. Following the standard
practice in transistor benchmarking, I-Vs are shifted horizontally such that IOF F is
fixed at 1nA/µm at zero gate voltage. In case of 2D materials, DE-TFET outperforms
MOSFET and TFET at smaller HfO2 thicknesses. The sensitivity of DE-TFET to
tox variations is lower than a TFET. Fig. 5.16 shows the ION of phosphorene based
transistors with varying oxide dielectric constant. Although the dielectric constant
of an oxide depends on the dielectric material, the environment can affect the elec-
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Fig. 5.15. ION as a function of HfO2 (ox = 250 ) oxide thickness for
tunneling transistors based on

trostatics. Since the electric field amplification at the tunnel junction in a DE-TFET
depends on the ratio of high-k and low-k dielectrics, its performance is more sensitive
to ox . This sensitivity reduces for higher ox values which underlines the importance

Table 5.1.
Default design parameters of transistors: supply voltage, channel length (Lch ) and thickness (tch ), oxide thickness (tox ) and
dielectric constant (ox ), doping Ndop , orientation and spacer’s
dielectric constant (S ) and length for DE-TFET (S).
VDD

Lch

tch

tox

ox

0.5V 15nm 0.5nm 3.0nm 250

S

S

Ndop

10

2nm 1020 cm−3

Orientation
armchair
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of high-k dielectrics for DE-TFETs. Nevertheless, the performance of a DE-TFET is
higher than the conventional TFET for a large range of ox .

Fig. 5.16. ION as a function of oxide dielectric constant (ox ) in monolayer
phosphorene tunneling transistors.

Fig. 5.17 shows ION of phosphorene TFET as a function of source doping level
in phosphorene based transistors. Since DE-TFET uses electrical doping instead of
chemical doping, it is immune to dopant fluctuations. For high source doping levels,
TFET has smaller sensitivity to doping level variations, as compared to the low doping
levels.
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Fig. 5.17. ION as a function of source doping level (ND ) in a TFET based
on monolayer phosphorene

In terms of orientation, phosphorene is expected to provide maximum tunneling
current along armchair direction, while minimum current along zigzag, as shown in
Fig. 5.18, due to the smaller effective mass along armchair dirction .
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Fig. 5.18. Transfer characteristics of a monolayer phosphorene CD-TFET
oriented along armchair (blue), zigzag(green), and 45o (red) in between.

5.9

Conclusion
In conclusion, few-layer phosphorene has a unique set of properties which makes

it an excellent candidate for future ultra-scaled low power electronics: 1) atomistically thin body thickness, 2) tune-able Eg and m∗ with number of layers within
the optimum range for TFET applications, 3) anisotropic m∗ , and 4) direct band
gap even in multi-layer. These features make phosphorene an exceptional candidate
among 2D materials for TFET applications. The Ids -Vgs and Cg -Vgs characteristics
of few-layer phosphorene exhibit significant improvements in energy-delay product
compared to other 2D TFETs (e.g. TMD TFETs) and CMOS. Bilayer phosphorene
shows optimum performance and is recommended for adoption as the future material
of 2D-TFETs.
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5.10

Simulation Method

In the quantum transport simulations performed in this work, the phosphorene
Hamiltonian employs a 10 band sp3 d5 s∗ 2nd nearest neighbor tight binding model
(TB). The TB parameters have been optimized to reproduce the band structures obtained from density functional theory (DFT) using HSE06. A general TB parameter
set was obtained that captured the bandstructure of monolayer to bulk phosphorene.
This DFT to TB mapping is a standard technique in semi-empirical TB [62]. The
Hamiltonian is represented with TB instead of DFT, since DFT is computationally
expensive and is size limited. Our TB model agrees well with previous calculations
of m∗ and Eg of few-layer phosphorene obtained from DFT with Becke Johnson functional (DFT-mBJ) [47]
For transport simulations, a self- consistent Poisson-quantum transmitting boundary method (QTBM) has been used with the TB Hamiltonian. QTBM is equivalent
to the non equilibrium Green’s function (NEGF) approach in the ballistic case, but
it entails the solution of a linear system of equations instead of obtaining the Green’s
function by matrix inversion which is more computationally inefficient [63]. In QTBM,
the Schroedinger equation with open boundary conditions is given as,
(EI − H − Σ)ΨS/D = SS/D ,

(5.2)

where E, I, H, and Σ are the carrier energy, identity matrix, device Hamiltonian, and
self-energy due to open boundaries and Ψ and S are the wave function and a carrier
injection term respectively from either source (S) or drain (D). 3D Poisson equation
is solved using the finite-element method. It should be noted that the dielectric
tensor ε of few-layer phosphorene is anisotropic and has been obtained from DFT
calculations [64]. The Poisson equation reads as follows :






d
dV
d
dV
d
dV
εx
+
εy
+
εz
= −ρ,
dx
dx
dy
dy
dz
dz

(5.3)

where V and ρ are the electrostatic potential and total charge, respectively. In this
paper, the transport simulations have been performed with the Nanoelectronics Modeling tool NEMO5 [27, 28].
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6. ALLOY ENGINEERED NITRIDE TFET
Several contents of this chapter have been submitted to peer-reviewed journals and
are under review, On acceptance into a peer-reviewed journal, copyright will belong
to the Journal publisher.

6.1

Summary
TFETs made from III-Nitride hetero-structures are quite promising due to the

fact that the lattice mismatch induces a strong piezo-electric polarization field in a
Nitride hetero-junction that can boost the ON current. However, it is shown here
that the carrier thermalization at the hetero interface degrades the sub-threshold
characteristics. Therefore, a good design should minimize the quantum well states
not to degrade the sub threshold characteristics but keep the lattice mismatch induced polarization field to boost the ON current. Hence, an InAlN quantum well in
an InGaN substrate alloy engineered TFET design is proposed to fulfill these requirements. Proper engineering of the alloy mole fractions and the width of the well can
eliminate (or at least minimize) the undesired thermalization effects and in the same
time have a lattice mismatch to induce a piezo-electric field to boost the ON-current.
We have developed a suitable atomistic quantum transport model to simulate these
devices. The model accounts for the complicated multi-physics involved and captures
realistic scattering thermalization effects. This new model matches well with experimental measurements of Nitride tunneling hetero-junction diodes and has been used
to optimize the alloy engineered steep Nitride TFET.
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6.2

Wurtzite Nitrides
Nitrides in Wurtzite phase can have strong polarization field which can be ex-

ploited to reduce tunneling junctions. As shown in Fig. 6.1, The wurtzite structure
has a brocken inversion symmetry along the c-axis, which means that the centroids of
the positive and negative ions do not coincide. This effect can be viewed intuitively
as a series of dipoles as shown in Fig. 6.1 with unequal dipole moments that do not
cancel out. In case of unstained bulk, this will result in a net spontaneous polarization
field called Pyro-polarization. Further more, if the lattice is strained with expansion
along the c-axis, this will further enhance the breaking of the inversion symmetry and
further increase the polarization field. This polarization field due to strain is called
Piezo-polarization field and it can be quite significant.

75

Fig. 6.1. a) The Wurtzite lattice structure of bulk GaN. The crystal
has broken inversion symmetry along c-axis which results in spontaneous
polarization field (Pyro). b) Strained GaN showing the enhancement of
asymmetry by strain which results in piezo field.

6.3

Nitride Tunneling Hetero-Junctions
One way to utilize the Nitride polarization field in tunneling junctions is to place a

quantum well of Nitride material with larger lattice constant, i.e. InGaN, at the tunneling junction between the P and N doped substrate sides as shown in Fig. 6.2a. The
substrates should be made from a material of a smaller lattice constant (i.e. GaN).
The strain induced Piezo-field enhances the field at the tunneling junction and reduces
the tunneling distance. For example an In0.5 Ga0.5 N/GaN has 0.8V /nmPolarization
field which can bend assist in bending an GaN band gap of 3.4eV with in a distance
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of 3.5nm as shown in the band diagram of Fig. 6.2. Furthermore the carries need to
tunnel in a the smaller band gap of In0.5 Ga0.5 N rather the large band gap of GaN.
The maximum Polarization field is obtained by using an InN/GaN quantum well with
is 1.7V /nm as shown in Fig. 6.3.

Fig. 6.2. a) An atomistic view of an InN quantum well inside GaN substrate. The InN lattice gets strained by the GaN substrate which generates
Piezo-polarization field. b) A schematic diagram of an InGaN/GaN Nitride hetero PN junction. c) A band diagram of an In0.5 Ga0.5 N/GaN , the
band bending is caused by the piezo-polarization field.
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Fig. 6.3. The polarization field generated spontaneously and by strain
inside an InGaN quantum well placed in a substrate of GaN plotted as
function of In concentration.

6.4

Nitride TFET
Since pure InN produces the largest Polarization field, it would be the obvious

choice for the quantum well rather than the InGaN alloy. As shown in Fig. ??a, a
double gated InN/GaN TFET has been investigated using NEGF in NEMO5. Ignoring scattering effects in the simulations and doing pure ballistic (ideal) shows an
µA
outstanding steep performance with very high ON current 1877 µm
as shown in Fig.

6.4. But including the scattering effect on the quantum well states (scattering) shows
a much degraded performance. For more details on the scattering model and why is
it needed and it provides a more realistic performance, please refer to the chapter 3,
but during this chapter I am mainly focusing on the device rather than the method.
The origin of the performance degradation is the confined states assisted scattering
which fills the quantum well and reduces the energy filtering made by the energy gap
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before the channel. This effect can be clarified by looking at the local density of states
plotted in the quantum well as shown in Fig. 6.4.
The studied InN/GaN TFET is a double gated ultra thin body (UTB) structure
with a 4nm body thickness, as in Fig.6.4a. A 2nm InN quantum well is placed at
the source/channel junction. The device specs are based on ITRS projections for
2027 [5] with 15nm channel length and an oxide of HfO2 with 0.5nm EOT. Supply
voltage is 0.5V, P- and N-type doping is achieved by Mg and Si dopants, respectively,
with a concentration of 5e19cm−3 which is reasonable given the reported doping
concentrations in various fabricated nitride PN junctions [20, 42, 65].
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Fig. 6.4. a) A schematic of a conventional InN/GaN TFET. b) Corresponding band diagrams of ON (red) and OFF (blue) states, the inset
shows the local density of states around the quantum well. The presence
of the quantum well states before the barrier prevents successful Fermi
filtering and is responsible for the degradation of the subthreshold performance for InN/GaN TFETs.

A significant piezo-electric field of F = 1.7 V /nm is present at the tunneling junction as a result of the lattice strain in the InN Wurtzite crystal as shown in the band
diagram of the InN/GaN TFET in Fig.6.4b. This significant electric field shortens the
tunneling distance and enhances the tunneling current, however, it creates confined
states in the source as shown in the local density of states (LDOS) inset of Fig.6.4b.
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Such undesirable states inject hot carriers over the channel barrier in the OFF state
and may degrade the steepness of a TFET.
For simulating and designing a nitride tunneling transistor, like the one shown in
Fig. 6.4, the appropriate transport physics is quantum transport. This is true not
only because of the band to band tunneling (BTBT) physics involved, but also due to
the confinement effects in addition to the possible short channel effects ( 15nm) that
may contain coherent transport. Nevertheless, using a pure ballistic quantum transport simulation without scattering (thermalization) would not capture the necessary
physics involved in a nitride hertejunctions. As, confined states in the quantum well
get broadened and filled through heavy scattering mechanisms that instantly thermalize carriers, a situation that cannot be described by the conventional ballistic
models. We have developed a scattering (thermalization) model that accounts for
the multi-physics problems involved in nitrides tunelling heterojunctions (THJs) [66].
The model matches reasonably well with experimental measurements of BTBT in
nitride THJ as explained in details in [66]. This thermalization model solves nonequilibrium Greens function (NEGF) self consistently with Poisson’s equation that
accounts for pyro as well as piezo-electric polarization [66]. The Hamiltonian of
NEGF employs a 4 band sp3 1st nearest neighbor tight binding model (TB) [67].
This model has been implemented and is available in the Nanoelectronics Modeling
tool NEMO5 [27–29, 68].
Fig. 6.5 shows the simulated transfer characteristics of the InN/GaN TFET using
both ballistic and scattering simulations. The transfer characteristics is shifted in
voltage axis such that the current at zero gate voltage IOF F is set to 1 nA/µm as
required by ITRS [5]. The performance of the InN/GaN TFET gets significantly
degraded when scattering is included in the simulation compared to ballistic due to
the stronger visibility of confined states in the scattering simulation [66].
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Fig. 6.5. The transfer characteristic of InN/GaN TFET. Ballistic simulation (dashed line) does not capture the quantum well degredation through
scattering (thermalization).

Fig.6.6 show the local density of states and transmission in the OFF and ON
conditions. As shown in Fig.6.6d, a significant amount of transmission above the
barrier is present in the OFF state through thermalization. A steep TFET should
have successful filtering of hot carriers (Fermi tail) in the source in the OFF state
which is not the case here.
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Fig. 6.6. (a) The band diagram of InN/GaN TFET at OFF (blue) and
ON (red) states. (b) Zoomed in local density of states (LDOS) around the
quantum well in OFF state. There is no successful band gap filtering due
to the presence of quantum well states before the gate barrier. (c) LDOS
in ON state. (d) Corresponding transmission for OFF and ON conditions.
A significant transmission is possible through the OFF condition due to
the lack of Fermi tail filtering.

The challenge of the Nitride TFET is that a quantum well is needed to generate
the piezoelectric field but in the same time it generates states that degrades the
performance. What is introduced next as a potential solution to the problem is to
engineer the alloy to decouple the source polarization from the confined states.
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6.5

Using InGaN Instead of InN
Although increasing In concentration of the quantum well, is expected to increase

the ON current due to polarization, it also increases the quantum well states and
degrade the sub-threshold performance which would counteract the benefit of having
a higher field, as shown in Fig. 6.7. An optimum design would compromise the gain
from the polarization field with the loss due to quantum well states. Fig. 6.8 shows
the ON current obtained for different mole fractions and well thickness, pushing for
higher concentration or thicker InGaN well does not mean a better performance, due
to the degradation caused by the well states. The best design obtained using this
approach is using 2nm thick quantum well made from In0.8 Ga0.2 N . However, as
shown in 6.7, the improvements are not significant.

Fig. 6.7. The transfer characteristic (Ids −Vgs ) of the studied nitride TFET
using InN quantum well (red) and In0.8 Ga0.2 N quantum well (green).
Pushing for higher In concentration does not always mean a better performance.
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Fig. 6.8. ON current obtained by thermalization model, for different cases
of InGaN well thickness and concentration. Pushing for higher In concentration does not always mean a better performance

6.6

Alloy Engineered TFET
Our proposed solution to the challenge facing the InN/GaN TFET is to use an

alloy of InAlN as a quantum well inside another alloy of InGaN as a substrate to
replace the InN and GaN materials. The alloys’ compositions should be engineered to
minimize the amount of quantum well states to avoid degradation of the sub threshold
characteristics but maximize the lattice mismatch, hence the piezo-polarization field
to boost the ON current. In order to reduce the computational burden of the search
for the optimum design using atomistic quantum transport simulations, we have used
the following compact analysis to narrow down the search scope. As shown in Fig.6.9a,
any horizontal line can give an alloy pair {InGaN, InAlN} having the same band gap
Eg but a lattice mismatch ∆a. Luckily, the hetrojunction is of mostly of type I and
almost band alignment is usually achieved by choosing any of these pairs [69–72].
The optimum design should maximize the BTBT transmission, hence the band gap

85
Eg and tunneling distance Λ should be minimized. The polarization induced electric
field F inside the quantum well is given by
F =

Ppiezo + ∆Ppyr
1
= (∆Ppyr + e33 × εzz + 2e31 × εxx ) ,



(6.1)

where Ppiezo is the strain induced polarization in the QW, ∆Ppyr is the difference in
pyro-polarization between QW and substrate,  is the dielectric constant of the the
QW material, e33 and e31 are the piezoelectric coefficients for the QW, xx and zz
are lattice strain components in a- and c-plane, respectively, and they are given by
εxx =

asubstrate − awell
,
awell

εzz =

−2ν
εxx ,
1−ν

(6.2)

where a is the lattice constant and ν is Poisson ratio of the well material. For more on
the polarization and strain solution in QWs, please refer to the appendixes of [66,73],
the strain and polarization parameters used here and in [66] are taken from [74–81].
Substituting eqn.(A.8) in eqn.(A.11) gives




1
2ν
asubstrate − awell
F =
e33 ×
∆Ppyr + 2e31 −

1−ν
awell

∝ ∆a.

(6.3)

The critical thickness is the quantum well thickness needed to have a built in potential
equals to the band gap and cause a band alignment using the polarization field
tcr =

1
Eg
∝
.
eF
∆a

(6.4)

Assuming the QW thickness to be greater than or equals to tcr , then tunneling distance is going to be ≈ tcr . Therefore, the optimum pair of alloys should be close to
the point that minimize the product Eg tcr as shown in Fig. 6.9. Notice that having
a pair of alloys close to GaN would minimize tc r but maximize Eg , while a pair close
to InN would do the opposite. The minimum is found to be at In0.74 Ga0.26 N with the
matching band gap of In0.84 Al0.16 N.
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Fig. 6.9. a) The band gaps of InAlN (red) and InGaN (blue) as function of
the lattice constant. A heterojunction of InAlN/InGAN is of type I with
proper choice of alloy concentrations can have shallow quantum wells with
no confined states yet both alloys have lattice mismatch and induce piezopolarization field. b) The band gap Eg times the critical thickness tcr of
InAlN plotted versus the substrate InGaN;In. The InAlN composition is
chosen to provide the same Eg as InGaN. The product Eg tcr is minimum at
{In0.74 Ga0.26 N, In0.84 Al0.16 N}. The optimum design is achieved employing
atomistic simulation using {In0.75 Ga0.25 N, In0.9 Al0.1 N}.
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The main idea of this device is to decouple the source of polarization (lattice
strain) from the source of confined states (band offsets) and I would argue that this
is possible by using InAlN quantum well in a substrate of InGaN. As shown in Fig.
6.10, properly engineering the alloy compositions can in principal achieve an almost
band alignment sitiuation between two alloys of different lattice constants and have
strain.

Fig. 6.10. An alloy engineered hetero tunneling junction. By properly
engineering the alloy compositions, it is possible to have almost band
alignment between two alloys of different lattice constants. Such heterostructure can be in principal of Type 1.

In order to illustrate the concept with an example of a specific case, I have plotted
the band edges of InGaN case with possible alloys of InAlN that can potentially
eliminate the quantum well states in Fig. 6.11. But is it necessary to completely
eliminate the band offsets?, I am going to discuss this issue in more details in the
next chapter but for now I can provide a summarized answer. We do not to completely
remove the band offsets. If the quantum well is not deep enough to support confined
states then it will not affect the performance of the device at all and even a tiny
amount of confined states can be tolerated. This tolerance can give an exra degree of
freedom in having a bit higher polarization field.
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Fig. 6.11. An example of different designs that can potentially minimize
or eliminate the quantum well states. The substrate is assumed to be
In0.5 Ga0.5 N and the quantum well is made of InAlN with different fractions
that can satisfy complete alignment with conduction band (left), complete
matching of energy gap (middle), and complete alignment with the valence
band (right).

But how large can the polarization field can be. I have calculated the polarization
that can be obtained at different mole fraction of the InGaN substrate and at each
case I have chosen the InAlN alloy to eleminate the valence band offset. The result
is shown in Fig. 6.12. The maximum that can be obtained in this case is 0.7V /nm.
For the details of this polarization calculation, please refer to the appendix.
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Fig. 6.12. The polarization of InAlN/InGaN that has been obtained at
different mole fractions of the InGaN substrate. At each case I have chosen
the InAlN alloy to eleminate the valence band offset.

The atomistic quantum transport simulations including thermalization process
[66] have been used to search the design space for the optimum design in the vicinity
of this point and is found to be In0.75 Ga0.25 N as a substrate with a 3.5nm quantum
well made from a slightly smaller band gap alloy of

0.9 Al0.1 N.

the rest of this alloy

engineered device like oxide and doping are the same as the InN/GaN TFET discussed
in the previous section. As shown in Fig.6.13, the alloy engineered nitride TFET
(AEN-TFET) provides a superior performance compared to the InN/GaN TFET.
The reason for this is the successful band gap filtering of the hot carriers in the source
that result in insignficant transmission in the OFF state as shown in in Fig.6.15. The
piezo-electric polarization field is F ≈ 0.3V /nm. This is significantly less than the
1.7V /nm field of InN/GaN, yet is worth it as using pure InN with no polarization
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at all would also provide much less current as shown in Fig.6.13. Also the output
characteristics of the AEN-TFET is shown in 6.14.

Fig. 6.13. The transfer characteristic of different nitride TFET designs.
The alloy engineered nitride TFET (blue) show immunity to the degradation affecting the InN/GaN design (red). It is also worth mentioning
that homo-junction InN TFET (green) suffer from low current levels due
to the lack of piezo-polarization field.
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Fig. 6.14. The output characteristic of the alloy engineered nitride TFET.
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Fig. 6.15. Same as Fig. 6.6 but plotted for the optimum alloy design
{In0.75 Ga0.25 N, In0.9 Al0.1 N}. (a) The band diagram of in OFF (blue) and
ON (red) states. (b) Zoomed in local density of states (LDOS) around
the quantum well in OFF state. There is a successful band gap filtering
here. (c) LDOS in ON state. (d) Corresponding transmission for OFF
and ON conditions. A significantly less transmission is possible through
the OFF states compared to the InN/GaN case.

6.7

Potential of Alloy Engineered TFET in Low Operating Voltage Applications
Finally, the energy-delay (ED) properties of the AEN-TFET and its operating

voltage VDD scalability are evaluated. Fig.1.4 shows the transfer characteristics of
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AEN-TFET at operating voltages 0.5V to 0.2V. The transfer characteristics does not
degrade for the 0.4V and 0.3V nodes while it shows slight degradation for the 0.2V.

Fig. 6.16. The transfer characteristics of the alloy engineered TFET at
different voltage nodes showing an ideal voltage scaling for the 0.4V and
0.3V nodes and slight degradation in the 0.2V node.

The outstanding transfer characteristics of the AEN-TFET translate into impressive energy-delay (ED) values, which is used ultimately to compare ultra-fast energyefficient transistors. Fig.6.17 shows 32-bit adder ED of AEN-TFET that has been
calculated using the software BCB 3.0 [9, 56]. In the energy-delay figure, the bottom
left corner with the lowest EDP is preferred. As seen in the Fig.6.17, AEN-TFET’s
32-bit adder ED product is less than end of the road-map CMOS’s ED product.
Moreover, AEN-TFET shows a successful ED scaling in the low power regime (i.e.
VDD <0.5V).
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Fig. 6.17. 32-bit Adder energy and delay of the alloy engineered nitride
TFET showing significantly less, more than 3.5 times, energy delay product compared to the end of the road mao HP-CMOS. Moreover, the alloy
device show a successful ideal power scaling.

6.8

Conclusion
III-Nitride hetero-structures TFETs are quite promising. The lattice mismatch

induces a strong piezo-electric polarization field in a Nitride hetero-junction that can
boost the ON current. On the other hand, thermally injected hot carriers through
the quantum well states at the heterojunction interface degrades the sub-threshold
and OFF state characteristics. Hence, we have proposed a novel alloy enginered
nitride TFET design that minimizes the quantum well states not to degrade the sub
threshold characteristics but maximize the lattice mismatch induced polarization field
to boost the ON current. The proposed device has less energy and delay than end
of the road-map CMOS and shows a successful scaling in the low power regime with
VDD <0.5V.
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A. STRAIN AND POLARIZATION.
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IEEE Journal of Quantum Electronics 52, no. 7 Copyrights c (2016): 1-8.

Strain Solution in a Quantum Well
Let’s assume an ideal quantum well grown in the [001] direction. An analytical
solution exist for the strain components ii inside the quantum well. The atoms in
the well will be strained to have the same lattice constant in [100] and [010] direction,
the stress σii exist at these directions only,
εxx = εyy = −ε0 =
σxx = σyy

,

abarrier − awell
,
awell
σzz = 0,

(A.1)
(A.2)

from continuum elasticity,
εxx = −ε0 =

σxx − ν(σyy + σzz )
σxx (1 − ν)
=
,
E
E

(A.3)
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εzz =

−2νσxx
σzz − ν(σxx + σyy )
=
,
E
E

(A.4)

where E is young modulus and ν is Poisson ratio of the well material. Substitute
from equation (A.11) into equation (A.4),
εzz =

2νε0
,
1−ν

(A.5)

From equations (A.8) and (A.5) , we get the expressions for the hydrostatic and
biaxial strain for the quantum well,
εHwell = εxx + εyy + εzz =

−2ε0 (1 − 2ν)
,
1−ν

(A.6)

−2ε0 (1 + ν)
,
1−ν

(A.7)

εBwell = εxx + εyy − 2εzz =

Polarization Solution in a Quantum Well
Assuming the growth direction is [001], the strain components ii inside the quantum well are given by [73]
εxx = εyy =

aSubstrate − awell
,
awell

εzz =

−2νσxx
,
E

(A.8)
(A.9)

where a is the lattice constant, E is the Young’s modulus and ν is Poisson ratio of
the well material. All the material parameters for the Inx Ga1−x N quantum well have
been interpolated from InN and GaN. The effect of strain on the effective mass is
small especially along the transport direction c-axis [82], and can be ignored. The
strain slightly increases the band gap of the InGaN quantum well [83],
Eg = Eg0 + (acz − D1 − D3 ) × εzz + (act − D2 − D4 ) × (εxx + εyy ),

(A.10)

where acz , act , D1 , D2 , D3 , and D4 are deformation potentials for the Inx Ga1−x N
quantum well which are interpolated from InN and GaN deformation potentials [83].
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Fig. A.1. Energy gap Eg of Inx Ga(1−x) N as a function of In concentration.
Shown in blue is the Eg of the unstrained case, and in red, the Eg of a
quantum well strained by a GaN substrate.

The piezoelectric polarization in the quantum well is given by
Ppiezo = e33 × εzz + 2e31 × εxx ,

(A.11)

where e33 and e31 are the interpolated piezoelectric coefficients for the InGaN quantum well. There are many various reported values in literature from experimental
measurements and first principle calculations of Poisson’s ratios and the piezoelectric
coefficients for InN and GaN [75–80]. The variations in these parameters result in
a range of values for the polarization field of the InGaN quantum well especially at
large In concentrations as shown in Fig. A.2. In this work, we have used the average
polarization value (shown by the solid line in Fig. A.2) for the device simulations.
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Fig. A.2. Polarization of Inx Ga(1−x) N quantum well on GaN substrate
plotted against Indium concentration. The error bar indicates the range
of polarization values obtained with different material parameters reported
in literature. The average value represented by the solid-line has been
used for the simulations in this work. Reprint with permission from
Ameen, Hesameddin Ilatikhameneh, Jun Z. Huang, Michael Povolotskyi,
Rajib Rahman, and Gerhard Klimeck. ”Combination of Equilibrium and
Nonequilibrium Carrier Statistics Into an Atomistic Quantum Transport
Model for Tunneling Heterojunctions.” IEEE Transactions on Electron Devices 64, no. 6 Copyrights c (2017): 2512-2518.
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